Device Carrier Configured for Interconnects, a Package Implementing a Device Carrier Having Interconnects, and Processes of Making the Same

ABSTRACT

A device includes: a surface mount device carrier configured to be mounted to a metal submount of a transistor package, said surface mount device carrier includes an insulating substrate includes a top surface and a bottom surface and a first pad and a second pad arranged on a top surface of said surface mount device carrier; at least one surface mount device includes a first terminal and a second terminal, said first terminal of said surface mount device mounted to said first pad and said second terminal mounted to said second pad; and at least one of the first terminal and the second terminal being configured to be isolated from the metal submount by said insulating substrate, where at least one of the first pad and the second pad are configured as wire bond pads.

FIELD OF THE DISCLOSURE

The disclosure relates to a device carrier configured for interconnects.The disclosure further relates to a package implementing a devicecarrier having interconnects. The disclosure further relates to a Radiofrequency (RF) package implementing a Radio frequency (RF) device with adevice carrier having interconnects. The disclosure further relates to aRadio frequency (RF) power amplifier transistor package implementing anRF device with a device carrier having interconnects. The disclosurefurther relates to a process of making a device carrier configured forinterconnects. The disclosure further relates to a process of making apackage implementing a device carrier having interconnects. Thedisclosure further relates to a process of making an RF packageimplementing an RF device with a device carrier having interconnects.The disclosure further relates to a process of making a Radio frequency(RF) power amplifier transistor package implementing an RF device with adevice carrier having interconnects.

BACKGROUND OF THE DISCLOSURE

Radio frequency (RF) power amplifier transistor products usehigh-quality Q capacitors in close proximity to the transistor die toachieve higher video bandwidth for the transistors. Silicon basedcapacitors (trench CAPs or similar capacitors) are being used as theycan be attached onto the heat sink right next to the semiconductortransistor die. However, silicon-based capacitors are expensive andprovide limited capacitance. Such silicon-based capacitors use trenchesor vias to increase its Q but are limited to the nF range incapacitance. This results in the need for a greater number ofsilicon-based capacitors to provide a desired capacitance and therebyfurther driving up costs. Additionally, the greater number ofsilicon-based capacitors needed increases the cost of manufacturingassociated with die attach, increases the amount of wire bonding as wellas increasing the complexity of manufacturing, which lowers the yield.

Surface mount device (SMD) ceramic capacitors are cheap, have a high Qand provide increased capacitance (in the ρF range) compared to thesilicon based capacitors (in the nF range). These surface mount devicesare intended to be mounted directly to traces or contacts on circuitboards. Surface mount devices are not compatible with typical RFtransistor packages in that the surface mount devices cannot be mountedon the metal heatsinks typically used in RF packages. Surface mountdevice (SMD) capacitors have both terminals on their bottomsurface—which will short out when mounted on a metal flange (heat sink)of typical RF transistor packages. Additionally, the surface mountdevices (SMDs) cannot be connected using the wire bonds typically usedin RF transistor packages.

Accordingly, what is needed is a RF product that can implement a devicecarrier that can utilize various component configurations to reducepackage cost, reduce package manufacturing cost, reduce manufacturingcomplexity, and/or the like.

SUMMARY OF THE DISCLOSURE

The disclosure relates to a surface mount device (SMD) carrier thatenables the use of any and all types of surface mount devices (SMDs),such as ceramic capacitors, oscillators, and the like, in RF transistorpackages using wire bonds and/or metal submounts, thereby reducing costswithout sacrificing performance. In accordance with certain aspects ofthe disclosure, an RF power package includes a package support; at leastone device carrier, the at least one device carrier including at leastone device, a substrate configured to support the at least one device,the substrate including at least one first terminal, the at least onefirst terminal is arranged on the upper surface of the carrier, the atleast one device being arranged on the substrate and connected to the atleast one first terminal, the substrate includes one of the following: aprinted circuit board (PCB) component, a ceramic component, a glasscomponent, a low temperature co-fired ceramic (LTCC) component, a hightemperature co-fired ceramic (HTCC) component, and a thick filmsubstrate component, at least one interconnect pad, the at least oneinterconnect pad being connected to the at least one second terminal,the at least one device being arranged on the substrate and connected tothe at least one second terminal. The at least one device carrier alsoincludes where the at least one device is configured to connect to atleast one secondary device by one or more interconnects through the atleast one interconnect pad; where the at least one device includes atleast one of the following: a surface mount device (SMD) capacitor, asurface mount device (SMD) ceramic capacitor, a surface mount device(SMD) oscillator, a surface mount device (SMD) inductor, a surface mountdevice (SMD) resistor, a surface mount device (SMD) power divider, asurface mount device (SMD) power splitter, a surface mount device (SMD)amplifier, a surface mount device (SMD) balanced amplifier, or a surfacemount device (SMD) combiner. The at least one device carrier alsoincludes where the substrate is configured to be electrically connectedto a package support of an RF package. The at least one device carrieralso includes where the at least one device is configured to beelectrically connected to the package support of the RF package throughthe at least one first terminal.

One aspect includes an RF transistor package that includes a metalsubmount; a transistor die mounted to said metal submount; a surfacemount device carrier mounted to said metal submount, said surface mountdevice carrier includes an insulating substrate includes a top surfaceand a bottom surface and a first pad and a second pad arranged on a topsurface of said surface mount device carrier; at least one surface mountdevice includes a first terminal and a second terminal, said firstterminal of said surface mount device mounted to said first pad and saidsecond terminal mounted to said second pad; at least one of the firstterminal and the second terminal being configured to be isolated fromthe metal submount by said insulating substrate; and at least one wirelead bonded to the at least one of the first pad and the second pad.

One aspect includes a device that includes a surface mount devicecarrier configured to be mounted to a metal submount of a transistorpackage, said surface mount device carrier includes an insulatingsubstrate includes a top surface and a bottom surface and a first padand a second pad arranged on a top surface of said surface mount devicecarrier; at least one surface mount device includes a first terminal anda second terminal, said first terminal of said surface mount devicemounted to said first pad and said second terminal mounted to saidsecond pad; and at least one of the first terminal and the secondterminal being configured to be isolated from the metal submount by saidinsulating substrate, where at least one of the first pad and the secondpad are configured as wire bond pads.

One aspect includes a process for implementing an RF transistor packagethat includes providing a metal submount; mounting a transistor die tosaid metal submount; mounting a surface mount device carrier to saidmetal submount, said surface mount device carrier includes an insulatingsubstrate includes a top surface and a bottom surface and a first padand a second pad arranged on a top surface of said surface mount devicecarrier; providing a first terminal and a second terminal on a surfacemount device; mounting said first terminal of said surface mount deviceto said first pad and said second terminal of said surface mount deviceto said second pad; configuring at least one of the first terminal andthe second terminal to be isolated from the metal submount by saidinsulating substrate; and bonding at least one wire lead to the at leastone of the first pad and the second pad.

One aspect includes a process for implementing device that includesconfiguring a surface mount device carrier to be mounted to a metalsubmount of a transistor package; configuring the surface mount devicecarrier with an insulating substrate includes a top surface and a bottomsurface and a first pad and a second pad arranged on a top surface ofsaid surface mount device carrier; configuring at least one surfacemount device with a first terminal and a second terminal; mounting saidfirst terminal of said surface mount device to said first pad and saidsecond terminal of said surface mount device to said second pad; andconfiguring at least one of the first terminal and the second terminalto be isolated from the metal submount by said insulating substrate,where at least one of the first pad and the second pad are configured aswire bond pads.

One general aspect includes an RF power package that includes a packagesupport; at least one device carrier, the at least one device carrierincluding at least one device, a substrate configured to support the atleast one device, the substrate including at least one first terminalarranged on an upper surface of the substrate, the at least one devicebeing arranged on the substrate and connected to the at least one firstterminal, the at least one device is configured to be electricallyconnected to a package support of the RF power package through the atleast one first terminal, at least one interconnect pad, the at leastone interconnect pad being connected to at least one second terminal,and the at least one device being arranged on the substrate andconnected to the at least one second terminal, at least one secondarydevice, the at least one secondary device including a secondary deviceinterconnect pad, the at least one device being configured to connect tothe at least one secondary device by one or more interconnects throughthe at least one interconnect pad to the secondary device interconnectpad, where the at least one device includes at least one of thefollowing: a surface mount device (SMD) capacitor, a surface mountdevice (SMD) oscillator, a surface mount device (SMD) ceramic capacitor,a surface mount device (SMD) inductor, a surface mount device (SMD)resistor, a surface mount device (SMD) power divider, a surface mountdevice (SMD) power splitter, a surface mount device (SMD) amplifier, asurface mount device (SMD) balanced amplifier, or a surface mount device(SMD) combiner; and where the substrate is configured to be mounted onan upper surface of the package support by at least one of thefollowing: an adhesive, soldering, sintering, eutectic bonding, orultrasonically welding.

In an embodiment, the disclosure is directed to an RF package having ametal flange, a metal leadframe, a base, or the like as describedherein. The metal flange implementations may have a ceramic lid; and themetal leadframe implementations may be encapsulated with mold compound.The RF package may house RF devices such as a GaN based HEMT die, asilicon-based LDMOS transistor die, and/or the like as described herein.These RF devices may include matching networks. The prior art RFpackages used expensive silicon-based capacitors that were wire bondedto the RF devices such as dies by input and/or output leads. In aspectsof the disclosure, the disclosure utilizes less-expensive ceramic-basedsurface mount devices (SMDs). More specifically, the disclosure utilizesless-expensive ceramic-based surface mount devices (SMDs) that may bemounted directly to traces on PCBs, not using wire bonds as is used withthe capacitors in typical RF packages, to replace the more expensivesilicon-based capacitors. In various aspects, the disclosure is directedto mounting the surface mount discrete device(s) (SMDs) onto a submount,which may be mounted on the metal flange, the metal leadframe, the base,or the like. The submount may be wire bonded or the like to the RFdevices such as dies by input and/or output leads of the RF package,which may be metal based.

Additional features, advantages, and aspects of the disclosure may beset forth or apparent from consideration of the following detaileddescription, drawings, and claims. Moreover, it is to be understood thatboth the foregoing summary of the disclosure and the following detaileddescription are exemplary and intended to provide further explanationwithout limiting the scope of the disclosure as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a furtherunderstanding of the disclosure, are incorporated in and constitute apart of this specification, illustrate aspects of the disclosure andtogether with the detailed description serve to explain the principlesof the disclosure. No attempt is made to show structural details of thedisclosure in more detail than may be necessary for a fundamentalunderstanding of the disclosure and the various ways in which it may bepracticed. In the drawings:

FIG. 1 illustrates a perspective view of a package according to thedisclosure.

FIG. 2 illustrates a cross-sectional view of the package according toFIG. 1.

FIG. 3 illustrates a perspective view of a package according to thedisclosure.

FIG. 4 illustrates a cross-sectional view of the package according toFIG. 3.

FIG. 5 illustrates a perspective view of a device carrier according tothe disclosure implemented in a package that includes at least onesecondary device.

FIG. 6 illustrates an end view of a device carrier according to FIG. 5.

FIG. 7 illustrates a perspective view of a device carrier according toFIG. 5.

FIG. 8 illustrates a top view of a device carrier according to FIG. 5.

FIG. 9 illustrates an end view of a device carrier according to FIG. 5.

FIG. 10 illustrates a top view of a device carrier according to FIG. 7.

FIG. 11 illustrates an end view of a device carrier according to FIG.10.

FIG. 12 illustrates a top view of a device carrier according to thedisclosure.

FIG. 13 illustrates an end view of a device carrier according to FIG.12.

FIG. 14 illustrates a perspective view of a device carrier according toanother aspect of the disclosure,

FIG. 15 illustrates an end view of a device carrier according to FIG.14.

FIG. 16 illustrates a top view of a device carrier according to FIG. 14.

FIG. 17 illustrates an end view of a device carrier according to FIG.14.

FIG. 18 illustrates a top view of a device carrier according to FIG. 17.

FIG. 19 illustrates an end view of a device carrier according to FIG.14.

FIG. 20 illustrates a top view of a device carrier according to FIG. 19.

FIG. 21 illustrates a top view of a device carrier according to FIG. 7.

FIG. 22 illustrates a top view of a device carrier according to FIG. 14.

FIG. 23 illustrates a top view of a device carrier according to FIG. 7.

FIG. 24 illustrates a top view of a device carrier according to FIG. 14.

FIG. 25 shows a process of making a device carrier according to thedisclosure.

FIG. 26 illustrates a top side view of a panel of device carriersaccording to the disclosure.

FIG. 27 illustrates a perspective view of a panel of device carriersaccording to FIG. 26.

FIG. 28 shows a process of making a package according to the disclosure.

DETAILED DESCRIPTION OF THE DISCLOSURE

The aspects of the disclosure and the various features and advantageousdetails thereof are explained more fully with reference to thenon-limiting aspects and examples that are described and/or illustratedin the accompanying drawings and detailed in the following description.It should be noted that the features illustrated in the drawings are notnecessarily drawn to scale, and features of one aspect may be employedwith other aspects, as the skilled artisan would recognize, even if notexplicitly stated herein. Descriptions of well-known components andprocessing techniques may be omitted so as not to unnecessarily obscurethe aspects of the disclosure. The examples used herein are intendedmerely to facilitate an understanding of ways in which the disclosuremay be practiced and to further enable those of skill in the art topractice the aspects of the disclosure. Accordingly, the examples andaspects herein should not be construed as limiting the scope of thedisclosure, which is defined solely by the appended claims andapplicable law. Moreover, it is noted that like reference numeralsrepresent similar parts throughout the several views of the drawings andin the different embodiments disclosed.

It will be understood that, although the terms first, second, etc. maybe used herein to describe various elements, these elements should notbe limited by these terms. These terms are only used to distinguish oneelement from another. For example, a first element could be termed asecond element, and, similarly, a second element could be termed a firstelement, without departing from the scope of the disclosure. As usedherein, the term “and/or” includes any and all combinations of one ormore of the associated listed items.

It will be understood that when an element such as a layer, region, orsubstrate is referred to as being “on” or extending “onto” anotherelement, it can be directly on or extend directly onto another elementor intervening elements may also be present. In contrast, when anelement is referred to as being “directly on” or extending “directlyonto” another element, there are no intervening elements present.Likewise, it will be understood that when an element such as a layer,region, or substrate is referred to as being “over” or extending “over”another element, it can be directly over or extend directly over anotherelement or intervening elements may also be present. In contrast, whenan element is referred to as being “directly over” or extending“directly over” another element, there are no intervening elementspresent. It will also be understood that when an element is referred toas being “connected” or “coupled” to another element, it can be directlyconnected or coupled to another element or intervening elements may bepresent. In contrast, when an element is referred to as being “directlyconnected” or “directly coupled” to another element, there are nointervening elements present.

Relative terms such as “below” or “above” or “upper” or “lower” or“horizontal” or “vertical” may be used herein to describe a relationshipof one element, layer, or region to another element, layer, or region asillustrated in the Figures. It will be understood that these terms andthose discussed above are intended to encompass different orientationsof the device in addition to the orientation depicted in the Figures.

The terminology used herein is for the purpose of describing particularaspects only and is not intended to be limiting of the disclosure. Asused herein, the singular forms “ ” and “the” are intended to includethe plural forms as well, unless the context clearly indicatesotherwise. It will be further understood that the terms “comprises,”“comprising,” “includes,” and/or “including” when used herein specifythe presence of stated features, integers, steps, operations, elements,and/or components, but do not preclude the presence or addition of oneor more other features, integers, steps, operations, elements,components, and/or groups thereof.

Unless otherwise defined, all terms (including technical and scientificterms) used herein have the same meaning as commonly understood by oneof ordinary skill in the art to which this disclosure belongs. It willbe further understood that terms used herein should be interpreted ashaving a meaning that is consistent with their meaning in the context ofthis specification and the relevant art and will not be interpreted inan idealized or overly formal sense unless expressly so defined herein.

FIG. 1 illustrates a perspective view of a package according to thedisclosure.

FIG. 2 illustrates a cross-sectional view of the package according toFIG. 1.

In particular, FIG. 1 and FIG. 2 show an exemplary implementation of apackage 100 that may include any one or more other features, components,arrangements, and the like as described herein. In particular, FIG. 1and FIG. 2 show the package 100 that may be implemented as a RF package,a RF amplifier package, a RF power amplifier package, a Radio frequency(RF) power transistor package, a Radio frequency (RF) power amplifiertransistor package, and/or the like as described herein. The package 100may include one or more semiconductor devices 400, at least one surfacemount device carrier 200, and the at least one secondary device 300. Theat least one surface mount device carrier 200 and/or the at least onesecondary device 300 may be implemented as RF devices as describedherein. The at least one surface mount device carrier 200 and/or the atleast one secondary device 300 may be implement matching networks,harmonic termination circuitry, integrated passive devices (IPD),capacitors, resistors, inductors, and/or the like.

The one or more semiconductor devices 400 may be a wide band-gapsemiconductor device, an ultra-wideband device, a GaN based device, aMetal Semiconductor Field-Effect Transistor (MESFET), a Metal OxideField Effect Transistor (MOSFET), a Junction Field Effect Transistor(JFET), a Bipolar Junction Transistor (BJT), an Insulated Gate BipolarTransistor (IGBT), a high-electron-mobility transistor (HEMT), a WideBand Gap (WBG) semiconductor, a power module, a gate driver, a componentsuch as a General-Purpose Broadband component, a Telecom component, aL-Band component, a S-Band component, a X-Band component, a C-Bandcomponent, a Ku-Band component, a Satellite Communications component, aDoherty configuration and/or the like.

The package 100 may be implemented to include an open cavityconfiguration suitable for use with the at least one surface mountdevice carrier 200 and the at least one secondary device 300 of thedisclosure. In particular, the open cavity configuration may utilize anopen cavity package design. In some aspects, the open cavityconfiguration may include a lid or other enclosure for protectinginterconnects, circuit components, the at least one surface mount devicecarrier 200, the at least one secondary device 300, the one or moresemiconductor devices 400, and/or the like. The package 100 may includea ceramic body 402 and one or more metal contacts 404.

Inside the package 100, the one or more semiconductor devices 400 may beattached to a support 102 via a die attach material 422. One or morebond wires 424 may couple the one or more semiconductor devices 400 to afirst one of the one or more metal contacts 404 and a second one of theone or more metal contacts 404. Additionally, inside the package 100,the at least one surface mount device carrier 200 and the at least onesecondary device 300 may be arranged on the support 102 as describedherein with one or more interconnects 104 shown in an exemplaryconfiguration that may connect between the package 100, the at least onesurface mount device carrier 200, the at least one secondary device 300,and/or the one or more semiconductor devices 400. The support 102 maydissipate the heat generated by the one or more semiconductor devices400, the at least one surface mount device carrier 200, and the at leastone secondary device 300, while simultaneously isolating and protectingthe one or more semiconductor devices 400, the at least one surfacemount device carrier 200, and the at least one secondary device 300 fromthe outside environment.

The package 100 may include a support 102. The support 102 may beimplemented as a metal submount and may be implemented as a support, asurface, a package support, a package surface, a package supportsurface, a flange, a metal flange, a heat sink, a common source support,a common source surface, a common source package support, a commonsource package surface, a common source package support surface, acommon source flange, a common source heat sink, a leadframe, a metalleadframe and/or the like. The support 102 may include an insulatingmaterial, a dielectric material, and/or the like.

Additionally, the package 100 may include one or more transistors havingone or more transistor dies attached directly or indirectly to thesubstrate 102 as illustrated in FIG. 2 and FIG. 4. The one or moretransistors having one or more transistor dies may include one or morelaterally-diffused metal-oxide semiconductor (LDMOS) transistors, GaNbased transistors, Metal Semiconductor Field-Effect transistors(MESFET), Metal Oxide Field Effect Transistors (MOSFET), Junction FieldEffect Transistors (JFET), Bipolar Junction Transistors (BJT), InsulatedGate Bipolar Transistors (IGBT), high-electron-mobility transistors(HEMT), Wide Band Gap (WBG) transistors, and/or the like.

FIG. 3 illustrates a perspective view of a package according to thedisclosure.

FIG. 4 illustrates a cross-sectional view of the package according toFIG. 3.

In particular, FIG. 3 and FIG. 4 show another exemplary implementationof the package 100 that may include any one or more other features,components, arrangements, and the like as described herein. Inparticular, FIG. 3 and FIG. 4 show the package 100 may be implemented asa RF package, a RF amplifier package, a RF power amplifier package, aRadio frequency (RF) power transistor package, a Radio frequency (RF)power amplifier transistor package, and/or the like as described herein.The package 100 may include the one or more semiconductor devices 400,the at least one surface mount device carrier 200, and the at least onesecondary device 300.

Additionally, inside the package 100, the at least one surface mountdevice carrier 200 and the at least one secondary device 300 may bearranged on the support 102 as described herein with the one or moreinterconnects 104 shown in an exemplary configuration. The package 100may include an over-mold 530, one or more input/output pins 532, and thesupport 102. The over-mold 530 may substantially surround the one ormore semiconductor devices 400, which are mounted on the support 102using a die attach material 538. The over-mold 533 may be formed of aplastic or a plastic polymer compound, which may be injection moldedaround the support 102, the one or more semiconductor devices 400, theat least one surface mount device carrier 200, and the at least onesecondary device 300 thereby providing protection from the outsideenvironment. The one or more semiconductor devices 400 may be coupled tothe one or ore input/output pins 532 via bond wires 540.

In one aspect, the over-mold configuration may substantially surroundthe one or more semiconductor devices 400, the at least one surfacemount device carrier 200, and the at least one secondary device 300. Theover-mold configuration may be formed of a plastic, a mold compound, aplastic compound, a polymer, a polymer compound, a plastic polymercompound, and/or the like. The over-mold configuration may be injectionmolded, transfer molded, and/or compression molded around the one ormore semiconductor devices 400, the at least one surface mount devicecarrier 200, and the at least one secondary device 300, therebyproviding protection for the at least one surface mount device carrier200, the at least one secondary device 300, the one or moresemiconductor devices 400, and other components of the package 100 fromthe outside environment.

FIG. 5 illustrates a perspective view of a device carrier according tothe disclosure implemented in a package that includes at least onesecondary device.

FIG. 6 illustrates an end view of a device carrier according to thedisclosure implemented in a package that includes at least one secondarydevice according to FIG. 5.

In particular, FIG. 5 and FIG. 6 illustrate the package 100 and the atleast one surface mount device carrier 200 that implements at least onedevice 202. The at least one surface mount device carrier 200 may beimplemented in the package 100. The at least one surface mount devicecarrier 200 may be implemented as an RF device and the at least onesurface mount device carrier 200 may connect the at least one device 202to the package 100, to at least one secondary device 300, to the one ormore semiconductor devices 400, and/or the like. The at least onesurface mount device carrier 200 may be implemented as a device carrier.The at least one surface mount device carrier 200 may be implemented asa submount.

In an embodiment, the package 100 may be implemented as an RF packagehaving the support 102 that may be implemented as a metal submount thatmay include a metal flange, a metal leadframe, a base, or the like asdescribed herein. The metal flange implementations may have a ceramiclid; and the metal leadframe implementations may be encapsulated withmold compound. Other configurations are described herein. The package100 may be implemented as an RF package and may house RF devices. The RFdevices may be configured and implemented in the at least one surfacemount device carrier 200 and/or the at least one secondary device 300.In particular, the RF devices may be configured and implemented in theat least one surface mount device carrier 200 and/or the at least onesecondary device 300 and may include a GaN based HEMT die, asilicon-based LDMOS transistor die, and/or the like as described herein.The RF devices may include matching networks, harmonic terminationcircuitry, integrated passive devices (IPD), and the like.

In particular, the RF devices may be configured and implemented in theat least one surface mount device carrier 200 and/or the at least onesecondary device 300 as matching networks, harmonic terminationcircuitry, integrated passive devices (IPD), and the like and mayutilize less-expensive ceramic-based surface mount devices (SMDs) thatare typically mounted directly to traces on the at least one surfacemount device carrier 200 to replace the more expensive silicon-basedcapacitors. In various aspects, the disclosure is directed to mountingthe surface mount discrete device(s) (SMDs) onto the at least onesurface mount device carrier 200 implemented as a submount, which may bemounted on the support 102 such as the metal flange, the metalleadframe, the base, or the like. The submount may be wire bonded or thelike to the RF devices such as the dies by input and/or output leads ofthe RF package, which may be metal based.

Although the Figures illustrate the at least one surface mount devicecarrier 200 implementing a single one of the at least one device 202,the at least one surface mount device carrier 200 may implement aplurality of the at least one device 202. Likewise, although the Figuresillustrate the package 100 implementing a single one of the at least onesurface mount device carrier 200, the package 100 may implement aplurality of the at least one surface mount device carrier 200.

FIG. 5 and FIG. 6 further illustrate that the at least one surface mountdevice carrier 200 may connect the at least one device 202 to the atleast one secondary device 300 by the one or more interconnects 104.More specifically, the at least one surface mount device carrier 200 mayinclude an interconnect pad 206; and the at least one secondary device300 may include an interconnect pad 306. The interconnect pad 206 may bean interconnect bond pad; and the interconnect pad 306 may be aninterconnect bond pad. The one or more interconnects 104 may connect tothe interconnect pad 206 and the interconnect pad 306. Other types ofconnections for the at least one surface mount device carrier 200 and/orthe at least one secondary device 300 are contemplated as well.

The one or more interconnects 104 may be implemented as one or morewires, leads, vias, edge platings, circuit traces, tracks, clips, and/orthe like. In one aspect, the one or more interconnects 104 may utilizethe same type of connection. In one aspect, the one or moreinterconnects 104 may utilize different types of connections.

The one or more interconnects 104 may utilize ball bonding, wedgebonding, compliant bonding, ribbon bonding, metal clip attach, and/orthe like. In one aspect, the one or more interconnects 104 may utilizethe same type of connection. In one aspect, the one or moreinterconnects 104 may utilize different types of connections.

The one or more interconnects 104 may be include various metal materialsincluding one or more of aluminum, copper, silver, gold, and/or thelike. In one aspect, the one or more interconnects 104 may utilize thesame type of metal. In one aspect, the one or more interconnects 104 mayutilize different types of metal.

The one or more interconnects 104 may connect to the interconnect pad206 by an adhesive, soldering, sintering, eutectic bonding, thermalcompression bonding, ultrasonic bonding/welding, a clip component,and/or the like as described herein. The one or more interconnects 104may connect to the interconnect pad 306 by an adhesive, soldering,sintering, eutectic bonding, thermal compression bonding, ultrasonicbonding/welding, a clip component, and/or the like as described herein.In one aspect, the connections may utilize the same type of connection.In one aspect, the connections may utilize different types ofconnections.

The package 100 may be implemented to include an open cavityconfiguration, an over-mold configuration, and/or the like. In thisregard, the package 100 may be implemented to include an open cavityconfiguration suitable for use with the at least one surface mountdevice carrier 200 and the at least one secondary device 300 of thedisclosure. In particular, the open cavity configuration may utilize anopen cavity package design. In some aspects, the open cavityconfiguration may include a lid or other enclosure for protectinginterconnects, circuit components, the at least one surface mount devicecarrier 200, the at least one secondary device 300, and/or the like.

Alternatively, the package 100 may be implemented to include anover-mold configuration suitable for use with the at least one surfacemount device carrier 200 and the at least one secondary device 300 ofthe disclosure. In one aspect, the over-mold configuration maysubstantially surround the at least one surface mount device carrier 200and the at least one secondary device 300. The over-mold configurationmay be formed of a plastic, a mold compound, a plastic compound, apolymer, a polymer compound, a plastic polymer compound, and/or thelike. The over-mold configuration may be injection or compression moldedaround the at least one surface mount device carrier 200 and the atleast one secondary device 300, thereby providing protection for the atleast one surface mount device carrier 200, the at least one secondarydevice 300, and other components of the package 100 from the outsideenvironment.

The at least one surface mount device carrier 200 may include asubstrate 204. The substrate 204 may be a printed circuit board (PCB)component, a ceramic component, a glass component, a low temperatureco-fired ceramic (LTCC) component, a high temperature co-fired ceramic(HTCC) component, a thick film substrate component, and/or the like. Inone or more aspects, the substrate 204 may include Teflon and/orhydrocarbon materials. In one or more aspects, the substrate 204 mayinclude Teflon and/or hydrocarbon materials mixed with ceramic fillers.In one or more aspects, the substrate 204 may include Teflon and/orhydrocarbon materials mixed with ceramic fillers implemented as radiofrequency (RF) materials.

The at least one device 202 may be one or more of a surface mount device(SMD) component, a surface mount device (SMD) capacitor, a ceramiccapacitor, a surface mount device (SMD) oscillator, a surface mountdevice (SMD) ceramic capacitor, an inductor, a surface mount device(SMD) inductor, a resistor, a surface mount device (SMD) resistor, apower divider, a surface mount device (SMD) power divider, a powersplitter, a surface mount device (SMD) power splitter, an amplifier, abalanced amplifier, a surface mount device (SMD) amplifier, a surfacemount device (SMD) balanced amplifier, a combiner, a surface mountdevice (SMD) combiner, and/or the like. The at least one device 202 maybe implemented as a radio frequency device, a radio frequency circuitdevice, a radio frequency component device, or the like. The at leastone device 202 may be implemented as a radio frequency device, a radiofrequency circuit device, a radio frequency component device, or thelike may be one or more of a surface mount device (SMD) radio frequencycomponent, a surface mount device (SMD) radio frequency capacitor, aradio frequency ceramic capacitor, a surface mount device (SMD)oscillator, a surface mount device (SMD) radio frequency ceramiccapacitor, a radio frequency inductor, a surface mount device (SMD)radio frequency inductor, a radio frequency resistor, a surface mountdevice (SMD) radio frequency resistor, a radio frequency power divider,a surface mount device (SMD) radio frequency power divider, a radiofrequency power splitter, a surface mount device (SMD) radio frequencypower splitter, a radio frequency amplifier, a balanced radio frequencyamplifier, a surface mount device (SMD) radio frequency amplifier, asurface mount device (SMD) radio frequency balanced amplifier, a radiofrequency combiner, a surface mount device (SMD) radio frequencycombiner, and/or the like.

The package 100 may be implemented as an RF package and the at least onedevice 202 may be implemented as a radio frequency device may include,connect, support, or the like a transmitter, transmitter functions, areceiver, receiver functions, a transceiver, transceiver functions,matching network functions, harmonic termination circuitry, integratedpassive devices (IPD), and the like. The at least one device 202implemented as a radio frequency device may be configured to, maysupport, or the like transmitting a radio wave and modulating that waveto carry data with allowable transmitter power output, harmonics, and/orband edge requirements. The at least one device 202 implemented as aradio frequency device may be configured to, may support, or the likereceiving a radio wave and demodulating the radio wave. The at least onedevice 202 implemented as a radio frequency device may be configured to,may support, or the like transmitting a radio wave and modulating thatwave to carry data with allowable transmitter power output, harmonics,and/or band edge requirements; and may be configured to, may support, orthe like receiving a radio wave and demodulating the radio wave.

In this regard, the at least one device 202 may include terminalsarranged on a bottom surface. Accordingly, directly mounting a devicesuch as the at least one device 202 to the support 102 of the package100 would result in a short. For example, the at least one device 202implemented as a surface mount device (SMD) component, such as a surfacemount device (SMD) ceramic capacitor, may include one or more terminalsarranged on a bottom surface of the surface mount device (SMD)component. Accordingly, mounting the at least one device 202 configuredas a surface mount device (SMD) component to the support 102 of thepackage 100 would result in a short.

Accordingly, the disclosure utilizes the substrate 204 of the at leastone surface mount device carrier 200 to support the at least one device202. The substrate 204 may be mounted on an upper surface 106 of thesupport 102. The substrate 204 may be mounted on the upper surface 106of the support 102 by an adhesive, soldering, sintering, eutecticbonding, ultrasonically welding, and/or the like as described herein. Inone aspect, the substrate 204 may be directly mounted on the uppersurface 106 of the support 102. In one aspect, the substrate 204 may bemounted on the upper surface 106 of the support 102 with interveningstructures, components, and/or the like. The upper surface 106 of thesupport 102 may be parallel to an x-axis as illustrated in FIG. 5; andthe substrate 204 may be arranged vertically above the support 102 alonga y-axis as illustrated in FIG. 5. In one aspect, the substrate 204 maybe at least partially insulating. More specifically, the substrate 204may at least partially insulate the at least one device 202 from thesupport 102.

The at least one secondary device 300 may be mounted on the uppersurface 106 of the support 102. The at least one secondary device 300may be mounted on the upper surface 106 of the support 102 by anadhesive, soldering, sintering, eutectic bonding, ultrasonicallywelding, and/or the like. In one aspect, the at least one secondarydevice 300 may be directly mounted on the upper surface 106 of thesupport 102. In one aspect, the at least one secondary device 300 may bemounted on the upper surface 106 of the support 102 with interveningstructures, components, and/or the like. The at least one secondarydevice 300 may be arranged vertically above the support 102 along they-axis as illustrated in FIG. 5, The at least one secondary device 300may be attached to the support 102 as described herein by an adhesive,soldering, sintering, eutectic bonding, ultrasonically welding, and/orthe like. The at least one secondary device 300 may be a printed circuitboard (PCB) component, a ceramic component, a glass component, a lowtemperature co-fired ceramic (LTCC) component, a high temperatureco-fired ceramic (HTCC) component, a thick film substrate component,and/or the like.

The adhesive of the disclosure may be utilized in an adhesive bondingprocess that may include applying an intermediate layer to connectsurfaces to be connected. The adhesive may be organic or inorganic; andthe adhesive may be deposited on one or both surfaces of the surface tobe connected. The adhesive may be utilized in an adhesive bondingprocess that may include applying adhesive material with a particularcoating thickness, at a particular bonding temperature, for a particularprocessing time while in an environment that may include applying aparticular tool pressure. In one aspect, the adhesive may be aconductive adhesive, an epoxy-based adhesive, a conductive epoxy-basedadhesive, and/or the like.

The solder of the disclosure may be utilized to form a solder interfacethat may include solder and/or be formed from solder. The solder may beany fusible metal alloy that may be used to form a bond between surfacesto be connected. The solder may be a lead-free solder, a lead solder, aeutectic solder, or the like. The lead-free solder may contain tin,copper, silver, bismuth, indium, zinc, antimony, traces of other metals,and/or the like. The lead solder may contain lead, other metals such astin, silver, and/or the like. The solder may further include flux asneeded.

The sintering of the disclosure may utilize a process of compacting andforming a solid mass of material by heat and/or pressure. The sinteringprocess may operate without melting the material to the point ofliquefaction. The sintering process may include sintering of metallicpowders. The sintering process may include sintering in a vacuum. Thesintering process may include sintering with the use of a protectivegas.

The eutectic bonding of the disclosure may utilize a bonding processwith an intermediate metal layer that may form a eutectic system. Theeutectic system may be used between surfaces to be connected. Theeutectic bonding may utilize eutectic metals that may be alloys thattransform from solid to liquid state, or from liquid to solid state, ata specific composition and temperature without passing a two-phaseequilibrium. The eutectic alloys may be deposited by sputtering, dualsource evaporation, electroplating, and/or the like.

The ultrasonically welding of the disclosure may utilize a processwhereby high-frequency ultrasonic acoustic vibrations are locallyapplied to components being held together under pressure. Theultrasonically welding may create a solid-state weld between surfaces tobe connected. In one aspect, the ultrasonically welding may includeapplying a sonicated force.

The package 100 may be implemented in any number of differentapplications. In this regard, the package 100 may be implemented inapplications implementing high video bandwidth power amplifiertransistors, a single path radio frequency power transistor, a singlestage radio frequency power transistor, a multipath radio frequencypower transistor, a Doherty configuration a multistage radio frequencypower transistor, a GaN based radio frequency power amplifier module, alaterally-diffused metal-oxide semiconductor (LDMOS) device, a LDMOSradio frequency power amplifier module, a radio frequency power device,an ultra-wideband device, a GaN based device, a Metal SemiconductorField-Effect Transistor (MESFET), a Metal Oxide Field Effect Transistor(MESFET), a Junction Field Effect Transistor (JFET), a Bipolar JunctionTransistor (BJT), an Insulated Gate Bipolar Transistor (IGBT), ahigh-electron-mobility transistor (HEMT), a Wide Band Gap (WBG)semiconductor, a power module, a gate driver, a component such as aGeneral-Purpose Broadband component, a Telecom component, a L-Bandcomponent, a S-Band component, a X-Band component, a C-Band component, aKu-Band component, a Satellite Communications component, and/or thelike. The package 100 may be implemented as a power package. The package100 may be implemented as a power package and may implement applicationsand components as described herein.

The package 100 may be implemented as a radio frequency package. Thepackage 100 may be implemented as a radio frequency package and mayimplement applications and components as described herein. The package100 implemented as a radio frequency package may include, connect,support, or the like a transmitter, transmitter functions, a receiver,receiver functions, a transceiver, transceiver functions, and the like.The package 100 implemented as a radio frequency package may beconfigured to, may support, or the like transmitting a radio wave andmodulating that wave to carry data with allowable transmitter poweroutput, harmonics, and/or band edge requirements. The package 100implemented as a radio frequency package may be configured to, maysupport; or the like receiving a radio wave and demodulating the radiowave. The package 100 implemented as a radio frequency package may beconfigured to, may support, or the like transmitting a radio wave andmodulating that wave to carry data with allowable transmitter poweroutput, harmonics, and/or band edge requirements; and may be configuredto, may support; or the like receiving a radio wave and demodulating theradio wave.

The at least one secondary device 300 may be an active device, a passivedevice; an integrated passive device (IPD), a transistor device, or thelike. The at least one secondary device 300 may include any electricalcomponent for any application. In this regard, the at least onesecondary device 300 may be high video bandwidth power amplifiertransistors, a single path radio frequency power transistor, a singlestage radio frequency power transistor, a multipath radio frequencypower transistor, a multistage radio frequency power transistor, a GaNbased radio frequency power amplifier module, a laterally-diffusedmetal-oxide semiconductor (LDMOS) device, a LDMOS radio frequency poweramplifier module, a radio frequency power device; an ultra-widebanddevice; a GaN based device, a Metal Semiconductor Field-EffectTransistor (MESFET), a Metal Oxide Field Effect Transistor (MOSFET), aJunction Field Effect Transistor (JFET), a Bipolar Junction Transistor(BJT), an Insulated Gate Bipolar Transistor (IGBT), ahigh-electron-mobility transistor (HEMT), a Wide Band Gap (WBG)semiconductor, a power module, a gate driver, a component such as aGeneral-Purpose Broadband component, a Telecom component, a L-Bandcomponent, a S-Band component, a X-Band component, a C-Band component, aKu-Band component, a Satellite Communications component, and/or thelike. The at least one secondary device 300 may be implemented as aradio frequency device, a radio frequency circuit, a radio frequencycomponent, or the like. The at least one secondary device 300implemented as a radio frequency device, a radio frequency circuit, aradio frequency component, or the like may include, connect, support, orthe like a transmitter, transmitter functions, a receiver, receiverfunctions, a transceiver, transceiver functions, and the like. The atleast one secondary device 300 implemented as a radio frequency devicemay be configured to, may support, or the like transmitting a radio waveand modulating that wave to carry data with allowable transmitter poweroutput, harmonics, and/or band edge requirements. The at least onesecondary device 300 implemented as a radio frequency device may beconfigured to, may support, or the like receiving a radio wave anddemodulating the radio wave. The at least one secondary device 300implemented as a radio frequency device may be configured to, maysupport, or the like transmitting a radio wave and modulating that waveto carry data with allowable transmitter power output, harmonics, and/orband edge requirements; and may be configured to, may support, or thelike receiving a radio wave and demodulating the radio wave.

In one aspect, the at least one secondary device 300 may be ahigh-electron mobility transistor (HEW′ In this regard, the HEMT may beGroup III-Nitride based devices and such HEMTs may be implemented forhigh power Radio Frequency (RF) applications, for low frequency highpower switching applications, as well as other applications. Forexample, the material properties of Group III-nitrides, such as GaN andits alloys, enable achievement of high voltage and high current, alongwith high RF gain and linearity for RF applications. A typical GroupIII-nitride HEMT relies on the formation of a two-dimensional electrongas (2DEG) at the interface between a higher band gap Group-III nitride(e.g., AlGaN) barrier layer and a lower band gap Group-Ill nitridematerial (e.g., GaN) buffer layer, where the smaller band gap materialhas a higher electron affinity. The 2DEG is an accumulation layer in thesmaller band gap material and can contain a high electron concentrationand high electron mobility.

FIG. 7 illustrates a perspective view of a device carrier according toFIG. 5.

FIG. 8 illustrates a top view of a device carrier according to FIG. 5.

FIG. 9 illustrates an end view of a device carrier according to FIG. 5.

With reference to FIG. 7, FIG. 8, and FIG. 9, the substrate 204 mayinclude an upper surface 222. The upper surface 222 may be located in aplane generally parallel to the x-axis or a plane generally parallel tothe upper surface 106. The upper surface 222 may support theinterconnect pad 206. The interconnect pad 206 may include a first bondpad area 208, a second bond pad area 210, and a third bond pad area 212.However, it is contemplated that the interconnect pad 206 may includeany number of bond pad areas based on an application of the package 100,the at least one surface mount device carrier 200, the at least onesecondary device 300, or the like. The interconnect pad 206, the firstbond pad area 208, the second bond pad area 210, the third bond pad area212, any other bond pad areas may be formed by a metal surface on theupper surface 222 of the substrate 204 and may comprise a metallicmaterial such as copper, gold, nickel, palladium, silver, and the like,and combinations thereof. In this regard, generally may be defined to bewithin 0°-15° 0°-2°, 2°-4°, 4°-6°, 6°-8°, 8°-10°, 10°-12°, or 12°-15°.

The upper surface 222 may further include a first terminal bond pad 216.The first terminal bond pad 216 may be located in a plane generallyparallel to the x-axis or a plane generally parallel to the uppersurface 106. The first terminal bond pad 216 may connect to a firstterminal 224 of the at least one device 202. In this regard, a firstconnection 220 may be formed between the first terminal bond pad 216 andthe first terminal 224. The first connection 220 may include anadhesive, soldering, sintering, eutectic bonding, ultrasonicallywelding, and/or the like as described herein. The first terminal bondpad 216 may be formed by a metal surface on the upper surface 222 of thesubstrate 204 and may comprise a metallic material such as copper, gold,nickel, palladium, silver, and the like, and combinations thereof.

The upper surface 222 may further include a second terminal bond pad214. The second terminal bond pad 214 may be located in a planegenerally parallel to the x-axis or a plane generally parallel to theupper surface 106. The second terminal bond pad 214 may connect to asecond terminal 226 of the at least one device 202. In this regard, asecond connection 218 may be formed between the second terminal bond pad214 and the second terminal 226. The second terminal bond pad 214 may beelectrically connected in part to the interconnect pad 206. The secondconnection 218 may include an adhesive, soldering, sintering, eutecticbonding, ultrasonically welding, and/or the like as described herein.The second terminal bond pad 214 may be formed by a metal surface on theupper surface 222 of the substrate 204 and may comprise a metallicmaterial such as copper, gold, nickel, palladium, silver, and the like,and combinations thereof. Additionally, the upper surface 222 of thesubstrate 204 may include additional terminals for the at least onedevice 202 as needed.

The at least one surface mount device carrier 200 may include ametallization layer 240 located on a lower surface of the substrate 204opposite the upper surface 222. The metallization layer 240 may belocated in a plane generally parallel to the x-axis or a plane generallyparallel to the upper surface 106. In one aspect, the metallizationlayer 240 may be implemented as a full face metallic layer on the lowersurface of the substrate 204 opposite the upper surface 222.Additionally or alternatively, the at least one surface mount devicecarrier 200 may be single-sided (one metallic layer), double-sided (twometallic layers on both sides of one substrate layer), or multi-layer(outer and inner layers of aluminum, copper, silver, gold, and/or thelike, alternating with layers of substrate). The at least one surfacemount device carrier 200 may include separate conducting lines, tracks,circuit traces, pads for connections, vias to pass connections betweenlayers of aluminum, copper, silver, gold, and/or the like, and featuressuch as solid conductive areas for EM shielding or other purposes.

Additionally or alternatively the at least one surface mount devicecarrier 200 may include conductors on different layers that may beconnected with vias, which may be metallic plated holes, such ascopper-plated holes, aluminum-plated holes, silver-plated holes,gold-plated holes, and/or the like, that may function as electricaltunnels through the insulating substrate. The at least one surface mountdevice carrier 200 may include “Through hole” components that may bemounted by their wire leads passing through the substrate 204 andsoldered to traces on the other side. The at least one surface mountdevice carrier 200 may include “Surface mount” components that may beattached by their leads and/or terminals.

The at least one surface mount device carrier 200 and/or themetallization layer 240 may be manufactured utilizing one or moremanufacturing techniques including print screening or dispensing forsolder paste, print screening or dispensing for epoxy, silk screenprinting processes, photoengraving processes, print onto transparentfilm processes, photo mask processes, photo-sensitized board processes,laser resist ablation processes, milling processes, laser etchingprocesses, and/or like processes. In one or more aspects, the at leastone surface mount device carrier 200 may be a printed circuit board(PCB). In one or more aspects, the at least one surface mount devicecarrier 200 may be configured to mechanically support and electricallyconnect the at least one device 202 to the at least one secondary device300 and other electronic components.

FIG. 10 illustrates a top view of a device carrier according to FIG. 7.

FIG. 11 illustrates an end view of a device carrier according to FIG.10.

In particular, FIG. 10 and FIG. 11 illustrate the at least one surfacemount device carrier 200 that may include any and all features,configurations, arrangements, implementations, aspects and/or the likeas described herein. Additionally, FIG. 10 and FIG. 11 illustrate thatthe at least one surface mount device carrier 200 may include vias 228.The vias 228 may extend from the first terminal bond pad 216 to themetallization layer 240. Accordingly, the first terminal 224 of the atleast one device 202 may connect through the first connection 220 to thefirst terminal bond pad 216 through the vias 228 at least to themetallization layer 240 to make an electrical connection and/orelectrical contact with the support 102. The vias 228 may also extendthrough the metallization layer 240 to the support 102 to make anelectrical connection and/or electrical contact with the support 102. Inother aspects, the vias 228 may only be implemented as partial vias. Thevias 228 may be metallic plated holes or metallic filled holes that mayfunction as electrical tunnels through the substrate 204. The vias 228may comprise a metallic material such as copper, gold, nickel,palladium, silver, and the like, and combinations thereof, Additionally,FIG. 10 and FIG. 11 illustrate that the at least one surface mountdevice carrier 200 may implement two of the vias 228. However, this issimply for ease of illustration. The at least one surface mount devicecarrier 200 may include 1-20 of the vias 228, 1-2 of the vias 228, 2-3of the vias 228, 3-4 of the vias 228, 4-6 of the vias 228, 6-8 of thevias 228, 8-12 of the vias 228, 12-16 of the vias 228, or 16-20 of thevias 228. The vias 228 may have an axis that may be located in a planegenerally perpendicular to the x-axis, a plane generally parallel to thex-axis, and/or a plane generally perpendicular to the upper surface 106.

FIG. 12 illustrates a top view of a device carrier according to thedisclosure.

FIG. 13 illustrates an end view of a device carrier according to FIG.12.

In particular, FIG. 12 and FIG. 13 illustrate the at least one surfacemount device carrier 200 that may include any and all features,configurations, arrangements, implementations, aspects and/or the likeas described herein. Additionally, FIG. 12 and FIG. 13 illustrate thatthe at least one surface mount device carrier 200 may include edgeplating 230. The edge plating 230 may extend from the first terminalbond pad 216 to the metallization layer 240. In this regard, the firstterminal bond pad 216 may extend to an edge 232 of the at least onedevice 202 to connect to the edge plating 230. The edge plating 230 maybe located in a plane generally perpendicular to the x-axis or a planegenerally perpendicular to the upper surface 106. Accordingly, the firstterminal 224 of the at least one device 202 may connect through thefirst connection 220 to the first terminal bond pad 216 through the edgeplating 230 at least to the metallization layer 240 to make anelectrical connection and/or electrical contact with the support 102.The edge plating 230 may also extend to the metallization layer 240 tothe support 102 to make an electrical connection and/or electricalcontact with the support 102. The edge plating 230 may comprise ametallic material such as copper, gold, nickel, palladium, silver, andthe like, and combinations thereof. In one or more aspects, the edgeplating 230 include routing and plated constellation configurationsand/or long-hole configurations also called castellation or edgeplating. In one or more aspects, the edge plating 230 may further reducecost in comparison to utilizing vias as vias may at times becomeplugged.

Additionally or alternatively, the at least one surface mount devicecarrier 200 may include one or more interconnects. The one or moreinterconnects may extend from the first terminal bond pad 216 to thesupport 102 to make an electrical connection and/or electrical contactwith the support 102. The one or more interconnects may be implementedas one or more wires, leads, vias, edge platings, circuit traces,tracks, clips, and/or the like. In one aspect, the one or moreinterconnects may utilize the same type of connection. In one aspect,the one or more interconnects may utilize different types ofconnections. The one or more interconnects may utilize ball bonding,wedge bonding, compliant bonding, ribbon bonding, metal clip attach,and/or the like. In one aspect, the one or more interconnects mayutilize the same type of connection. In one aspect, the one or moreinterconnects may utilize different types of connections. The one ormore interconnects may include various metal materials including one ormore of aluminum, copper, silver, gold, and/or the like. In one aspect,the one or more interconnects may utilize the same type of metal. In oneaspect, the one or more interconnects may utilize different types ofmetal. The one or more interconnects may connect to the first terminalbond pad 216 by an adhesive, soldering, sintering, eutectic bonding,thermal compression bonding, ultrasonic bonding/welding, a clipcomponent, and/or the like as described herein. The one or moreinterconnects may connect to the support 102 by an adhesive, soldering,sintering, eutectic bonding, thermal compression bonding, ultrasonicbonding/welding, a clip component, and/or the like as described herein.

FIG. 14 illustrates a perspective view of a device carrier according toanother aspect of the disclosure.

FIG. 15 illustrates an end view of a device carrier according to FIG.14.

FIG. 16 illustrates a top view of a device carrier according to FIG. 14.

In particular, FIG. 14, FIG. 15, and FIG. 16 illustrate the at least onesurface mount device carrier 200 that may include any and all features,configurations, arrangements, implementations, aspects and/or the likeas described herein. Additionally, FIG. 14, FIG. 15, and FIG. 16illustrate that the at least one surface mount device carrier 200 may beimplemented with a slimmer configuration with respect to the x-axis.Accordingly, the FIG. 14, FIG. 15, and FIG. 16 aspect may not includethe first bond pad area 208 and the third bond pad area 212.

FIG. 17 illustrates an end view of a device carrier according to FIG.14.

FIG. 18 illustrates a top view of a device carrier according to FIG. 17.

In particular, FIG. 17 and FIG. 18 illustrate the at least one surfacemount device carrier 200 that may include any and all features,configurations, arrangements, implementations, aspects and/or the likeas described herein. Additionally, FIG. 17 and FIG. 18 illustrate thatthe at least one surface mount device carrier 200 may include vias 228as described with reference to FIG. 10 and FIG. 11.

FIG. 19 illustrates an end view of a device carrier according to FIG.14.

FIG. 20 illustrates a top view of a device carrier according to FIG. 20.

In particular, FIG. 19 and FIG. 20 illustrate the at least one surfacemount device carrier 200 that may include any and all features,configurations, arrangements, implementations, aspects and/or the likeas described herein. Additionally, FIG. 19 and FIG. 20 illustrate thatthe at least one surface mount device carrier 200 may include the edgeplating 230 as described with reference to FIG. 12 and FIG. 13.

FIG. 21 illustrates a top view of a device carrier according to FIG. 7.

In particular, FIG. 21 illustrates the at least one surface mount devicecarrier 200 that may include any and all features, configurations,arrangements, implementations, aspects and/or the like as describedherein. Additionally, FIG. 21 illustrates exemplary dimensions of the atleast one surface mount device carrier 200 and the at least one device202. A width of the at least one device 202 may be defined as a depthd1. The depth d1 may be taken along a line generally parallel to thex-axis. Moreover, the depth d1 may be defined as a percentage of alength or a depth d2 of the at least one surface mount device carrier200 along a line generally parallel to the x-axis. In aspects, the depthd1 may be 10%-70% of the depth d2, 10%-20% of the depth d2, 20%-30% ofthe depth d2, 30%-40% of the depth d2, 40%-50% of the depth d2, 50%-60%of the depth d2, or 60%-70% of the depth d2.

A length of the at least one device 202 may be defined as a depth d3.The depth d3 may be taken along a line generally parallel to the z-axis.Moreover, the depth d3 may be defined as a percentage of a length or adepth d4 of the at least one surface mount device carrier 200 along aline generally parallel to the z-axis. In aspects, the depth d3 may be20%-90% of the depth d4, 20%-30% of the depth d4, 30%-40% of the depthd4, 40%-50% of the depth d4, 50%-60% of the depth d4, 60%-70% of thedepth d4, 70%-80% of the depth d4, or 80%-90% of the depth d4.

FIG. 22 illustrates a top view of a device carrier according to FIG. 14.

In particular, FIG. 22 illustrates the at least one surface mount devicecarrier 200 that may include any and all features, configurations,arrangements, implementations, aspects and/or the like as describedherein. Additionally, FIG. 22 illustrates exemplary dimensions of the atleast one surface mount device carrier 200 and the at least one device202. A width of the at least one device 202 may be defined as a depth d1The depth d1 may be taken along a line generally parallel to the x-axis.Moreover, the depth d1 may be defined as a percentage of a length or adepth d2 of the at least one surface mount device carrier 200 along aline generally parallel to the x-axis. In aspects, the depth d1 may be10%-70% of the depth d2, 10%-20% of the depth d2, 20%-30% of the depthd2, 30%-40% of the depth d2, 40%-50% of the depth d2, 50%-60% of thedepth d2, or 60%-70% of the depth d2.

A length of the at least one device 202 may be defined as a depth d3.The depth d3 may be taken along a line generally parallel to the z-axis.Moreover, the depth d3 may be defined as a percentage of a length or adepth d4 of the at least one surface mount device carrier 200 along aline generally parallel to the z-axis. In aspects, the depth d3 may be20%-90% of the depth d4, 20%-30% of the depth d4, 30%-40% of the depthd4, 40%-50% of the depth d4, 50% 60% of the depth d4, 60%-70% of thedepth d4, 70%-80% of the depth d4, or 80%-90% of the depth d4. Inaspects, the dimensions of d1, d2, d3, and/or d4 of the at least onesurface mount device carrier 200 as described herein with reference toFIG. 21 and FIG. 22 may be critical to ensure close proximity to the atleast one secondary device 300 and/or other components of the package100 to ensure higher performance of the package 100 and the like.

FIG. 23 illustrates a top view of a device carrier according to FIG. 7.

In particular, FIG. 23 illustrates various possible arrangements andconfigurations of the at least one surface mount device carrier 200, theat least one secondary device 300, and/or the one or more interconnects104. As illustrated in FIG. 23, the at least one secondary device 300may be arranged on one side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to thesecond bond pad area 210; the at least one secondary device 300 may bearranged on another side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to thethird bond pad area 212; and/or the at least one secondary device 300may be arranged on another side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to thefirst bond pad area 208.

FIG. 24 illustrates a top view of a device carrier according to FIG. 14.

In particular, FIG. 24 illustrates various possible arrangements andconfigurations of the at least one surface mount device carrier 200, theat least one secondary device 300, and/or the one or ore interconnects104. As illustrated in FIG. 24, the at least one secondary device 300may be arranged on one side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to theinterconnect pad 206; the at least one secondary device 300 may bearranged on another side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to theinterconnect pad 206; and/or the at least one secondary device 300 maybe arranged on another side of the at least one surface mount devicecarrier 200 and the one or more interconnects 104 may connect to theinterconnect pad 206.

FIG. 25 shows a process of making a device carrier according to thedisclosure.

FIG. 26 illustrates a top side view of a panel of device carriersaccording to the disclosure.

FIG. 27 illustrates a perspective view of a panel of device carriersaccording to FIG. 26.

In particular, FIG. 25 illustrates a process of forming a device carrier600 that relates to the surface mount device carrier 200 as describedherein. It should be noted that the aspects of the process of forming adevice carrier 600 may be performed in a different order consistent withthe aspects described herein. Additionally, it should be noted thatportions of the process of forming a device carrier 600 may be performedin a different order consistent with the aspects described herein.Moreover, the process of forming a device carrier 600 may be modified tohave more or fewer processes consistent with the various aspectsdisclosed herein.

Initially, the process of forming a device carrier 600 may include aprocess of forming the substrate 602. More specifically, the substrate204 may be constructed, configured, and/or arranged as described herein.The process of forming the substrate 602 may include forming thesubstrate 204 as a printed circuit board (PCB) component, a ceramiccomponent, a glass component, a low temperature co-fired ceramic (LTCC)component, a high temperature co-fired ceramic (HTCC) component, a thickfilm substrate component, and/or the like. In one aspect, the process offorming the substrate 602 may include forming the substrate 204 as aprinted circuit board (PCB) component utilizing printed circuit board(PCB) manufacturing processes.

Further, the process of forming a device carrier 600 may include formingthe metallization layer 604. More specifically, the metallization layer240 may be constructed, configured, and/or arranged as described hereinon at least a portion of the substrate 204. The process of forming themetallization layer 604 may include utilizing one or more manufacturingtechniques including print screening for solder past, print screeningfor epoxy, silk screen printing processes, photoengraving processes,print onto transparent film processes, photo mask processes incombination with etching processes, photo-sensitized board processes,laser resist ablation processes, milling processes, laser etchingprocesses, direct metal printing processes, and/or like processes.

Additionally, the process of forming a device carrier 600 may includeforming the interconnect pad 606. More specifically, the interconnectpad 206 may be constructed, configured, and/or arranged as describedherein on the substrate 204. The process of forming the interconnect pad606 may include utilizing one or more manufacturing techniques includingusing print screening for solder past, print screening for epoxy, silkscreen printing processes, photoengraving processes, print ontotransparent film processes, photo mask processes in combination withetching processes, photo-sensitized board processes, laser resistablation processes, milling processes, laser etching processes, directmetal printing processes, and/or like processes.

Additionally, the process of forming a device carrier 600 may includearranging the at least one device on the substrate 608. Morespecifically, the at least one device 202 may be constructed,configured, and/or arranged as described herein on the substrate 204. Inone aspect, the at least one device 202 may be arranged as describedherein on the substrate 204 with an adhesive, soldering, sintering,eutectic bonding, ultrasonically welding, and/or the like as describedherein.

More specifically, the process of forming a device carrier 600 mayinclude utilizing printed circuit board (PCB) manufacturing to form theat least one surface mount device carrier 200 in a panel 250 asillustrated in FIG. 26 and FIG. 27. The process of forming a devicecarrier 600 may include implementing a pick and place assembly to placethe at least one device 202 on the at least one surface mount devicecarrier 200 of the panel 250. The process of forming a device carrier600 may include implementing a reflow process with the panel 250. Theprocess of forming a device carrier 600 may include cutting the panel250 utilizing cutting equipment such as wafer, PCB, or package sawingequipment to singulate the at least one surface mount device carrier 200from the panel 250, which may have the advantage that the at least onesurface mount device carrier 200 may be arranged on dicing tape on aring frame, which can be directly loaded to the Die Attach equipment forsubsequent assembly into package 100.

FIG. 28 shows a process of making a package according to the disclosure.

In particular, FIG. 28 illustrates a process of forming a package 700that relates to the package 100 as described herein. It should be notedthat the aspects of the process of forming a package 700 may beperformed in a different order consistent with the aspects describedherein. Additionally, it should be noted that portions of the process offorming a package 700 may be performed in a different order consistentwith the aspects described herein. Moreover, the process of forming apackage 700 may be modified to have more or fewer processes consistentwith the various aspects disclosed herein.

Initially, the process of forming a package 700 may include a process offorming the support 702. More specifically, the support 102 may beconstructed, configured, and/or arranged as described herein. In oneaspect, the process of forming the support 702 may include forming thesupport 102 as a support, a surface, a package support, a packagesurface, a package support surface, a flange, a heat sink, a commonsource heat sink, and/or the like.

The process of forming a package 700 may include a process of formingthe at least one secondary device 704. More specifically, the at leastone secondary device 300 may be constructed, configured, and/or arrangedas described herein. In one aspect, the process of forming the at leastone secondary device 704 may include forming the at least one secondarydevice 300 as an active device, a passive device, an integrated passivedevice (IPD), a transistor device, or the like. In one aspect, theprocess of forming the at least one secondary device 704 may includeforming the at least one secondary device 300 as any electricalcomponent for any application. In this regard, the at least onesecondary device 300 may be high video bandwidth power amplifiertransistors, a single path radio frequency power transistor, a singlestage radio frequency power transistor, a multipath radio frequencypower transistor, a multistage radio frequency power transistor, a GaNbased radio frequency power amplifier module, a laterally-diffusedmetal-oxide semiconductor (LDMOS) device, a LDMOS radio frequency poweramplifier module, a radio frequency power device, an ultra-widebanddevice, a GaN based device, a Metal Semiconductor Field-EffectTransistor (MESFET), a Metal Oxide Field Effect Transistor (MOSFET), aJunction Field Effect Transistor (JFET), a Bipolar Junction Transistor(BJT), an Insulated Gate Bipolar Transistor (IGBT), ahigh-electron-mobility transistor (HEMT), a Wide Band Gap (WBG)semiconductor, a power module, a gate driver, a component such as aGeneral-Purpose Broadband component, a Telecom component, a L-Bandcomponent, a S-Band component, a X-Band component, a C-Band component, aKu-Band component, a Satellite Communications component, and/or thelike.

The process of forming a package 700 may include a process of formingthe device carrier 600. More specifically, the at least one surfacemount device carrier 200 may be constructed, configured, and/or arrangedas described herein with reference to FIG. 25 and the associateddescription thereof. Thereafter, the process of forming the devicecarrier 600 may further include attaching the at least one surface mountdevice carrier 200 to the support 102. In this regard, the at least onesurface mount device carrier 200 and/or the substrate 204 may be mountedon the upper surface 106 of the support 102 by an adhesive, soldering,sintering, eutectic bonding, ultrasonically welding, and/or the like asdescribed herein.

The process of forming a package 700 may include a process of formingthe one or more interconnects 706. More specifically, the one or moreinterconnects 104 may be constructed, configured, and/or arranged asdescribed herein. In one aspect, the process of forming the one or moreinterconnects 706 may include forming the one or more interconnects 104by forming one or more wires, leads, vias, edge platings, circuittraces, tracks, and/or the like. In one aspect, the process of formingthe one or more interconnects 706 may include connecting the one or moreinterconnects 706 by an adhesive, soldering, sintering, eutecticbonding, ultrasonic welding, a clip component, and/or the like asdescribed herein.

The process of forming a package 700 may include a process of enclosingthe package 700. More specifically, the package 100 may be constructed,configured, and/or arranged as described herein. In one aspect, theprocess of enclosing the package 700 may include forming an open cavityconfiguration, an over-mold configuration, or the like.

In one or more aspects, the disclosure provides devices and processesfor implementing high-quality factor Q capacitor devices in the ultimateproximity of a transistor to achieve high video bandwidth for poweramplifier transistors for example. Silicon based capacitors such astrench capacitors or the like, have been used as they can be attachedonto the heat sink right next to the semiconductor transistor die. Thedisclosure enables use of ceramic surface mount device (SMD) capacitorsto be attached inside a package in near proximity to a transistor byusing a substrate (e.g., PCB, LTCC, HTCC, ceramic, glass) at which thecapacitor is being mounted on prior to Die Attach. In this regard,having a substrate that can be mounted onto a heat sink, not just one ormultiple different caps, but also resistors, inductors, and the like maybe added on one or multiple substrates. In this regard, silicon-basedcapacitors may only provide generally around 30 nano Farads (nF) ofcapacitance, whereas ceramic surface mount device (SMD) capacitors asdescribed in the disclosure may generally provide 10 micro Farads (μF)of capacitance. Accordingly, the disclosure enables implementingcapacitance with a greater value.

Additionally, ceramic surface mount device (SMD) capacitors having bothterminals on a bottom surface, may short out when mounted on a metalflange (heat sink). To be able to use such a ceramic capacitor on a heatsink, the disclosure utilizes, for example, a PCB to route one terminalusing VIA or edge plating to a bottom of the substrate and keep anotherterminal isolated from the other and providing a wire bond pad, so theconnection to the transistor DIE can be made. In comparison, achievinghigh-quality factor Q capacitor devices using silicon-based capacitorsusing trenches or vias to increase high-quality factor Q still onlyprovides capacitance in the nF range versus ceramic capacitors that canachieve capacitance in the μF range. In one aspect, as set forth by thedisclosure, a cost-efficient way to implement the disclosure is by usingPCB as the substrate material, using standard PCB manufacturingprocesses to create the little substrate boards where the ceramiccapacitors are attached in high volume surface mount device (SMD) linesusing print screening or dispensing for solder past or epoxy and pickand place for assembly going through a reflow process in large panels,Additionally, wafer-sawing equipment may be used to singulate thesesubstrates, which also has the advantage that the substrates are alreadysitting on dicing tape on a ring frame, which can be automaticallyloaded to the Die Attach equipment for subsequent assembly intopackages.

Accordingly, the disclosure has disclosed devices and processes forimplementing devices in close proximity to one another to achieve higherperformance of an overall package. For example, high-quality factor Qcapacitor devices in close proximity to an associated secondary device.Additionally, the disclosure has disclosed devices and processes thatcan be attached utilizing a carrier device to a heatsink next to andconnected to a secondary device such as a semiconductor transistor die.Moreover, the disclosure has disclosed devices and processes to utilizecomponents with greater capabilities, lower costs, and/or like benefits.Moreover, the disclosure has disclosed devices and processes that resultin decreased manufacturing costs. Additionally, the disclosure hasdisclosed devices and processes that can implement various componentconfigurations to reduce package cost, reduce package manufacturingcost, reduce manufacturing complexity, reduce yield loss, and/or thelike.

While the disclosure has been described in terms of exemplary aspects,those skilled in the art will recognize that the disclosure can bepracticed with modifications in the spirit and scope of the appendedclaims. These examples given above are merely illustrative and are notmeant to be an exhaustive list of all possible designs, aspects,applications or modifications of the disclosure,

What is claimed is:
 1. An RF transistor package, comprising, a metalsubmount; a transistor die mounted to said metal submount; a surfacemount device carrier mounted to said metal submount, said surface mountdevice carrier comprising an insulating substrate comprising a topsurface and a bottom surface and a first pad and a second pad arrangedon a top surface of said surface mount device carrier; at least onesurface mount device comprising a first terminal and a second terminal,said first terminal of said surface mount device mounted to said firstpad and said second terminal mounted to said second pad; at least one ofthe first terminal and the second terminal being configured to beisolated from the metal submount by said insulating substrate; and atleast one wire bond bonded to the at least one of the first pad and thesecond pad.
 2. The RF transistor package according to claim 1 whereinthe surface mount device comprises a ceramic capacitor.
 3. The RFtransistor package according to claim 1 wherein: the transistor diecomprises one of the following: an LDMOS transistor die and a GaN basedHEMT; and the insulating substrate comprises one of the following: aprinted circuit board (PCB) component, a ceramic component, a glasscomponent, a low temperature co-fired ceramic (LTCC) component, a hightemperature co-fired ceramic (HTCC) component, and a thick filmsubstrate component.
 4. The RF transistor package according to claim 1wherein the RF transistor package comprises a plurality of transistors.5. The RF transistor package according to claim 4 wherein the pluralityof transistors are configured in a Doherty configuration.
 6. The RFtransistor package according to claim 1 wherein the surface mount devicecarrier comprises a plurality of surface mount devices mounted to thetop surface of said surface mount device carrier.
 7. The RF transistorpackage according to claim 1 wherein the insulating substrate comprisesat least one of the following: a via configured to make an electricalconnection between the surface mount device and the metal submount oredge plating configured to make an electrical connection between thesurface mount device and the metal submount.
 8. The RF transistorpackage according to claim 1 wherein the at least one wire bond isconfigured to electrically couple the surface mount device to thetransistor die.
 9. The RF transistor package according to claim 1wherein the at least one wire bond is configured to electrically couplethe surface mount device to an integrated passive device.
 10. A device,comprising: a surface mount device carrier configured to be mounted to ametal submount of a transistor package, said surface mount devicecarrier comprising an insulating substrate comprising a top surface anda bottom surface and a first pad and a second pad arranged on a topsurface of said surface mount device carrier; at least one surface mountdevice comprising a first terminal and a second terminal, said firstterminal of said surface mount device mounted to said first pad and saidsecond terminal mounted to said second pad; and at least one of thefirst terminal and the second terminal being configured to be isolatedfrom the metal submount by said insulating substrate, wherein at leastone of the first pad and the second pad are configured as wire bondpads.
 11. The device according to claim 10 wherein the surface mountdevice comprises a ceramic capacitor.
 12. The device according to claim10 wherein: the surface mount device carrier is configured to beimplemented in an RF transistor package that comprises one of thefollowing: an LDMOS transistor die and a GaN based HEMI; and theinsulating substrate comprises one of the following: a printed circuitboard (PCB) component, a ceramic component, a glass component, a lowtemperature co-fired ceramic (LTCC) component, a high temperatureco-fired ceramic (HTCC) component, and a thick film substrate component.13. The device according to claim 10 wherein the surface mount devicecarrier is configured to be implemented in an RF transistor package thatcomprises a plurality of transistors.
 14. The device according to claim13 wherein the plurality of transistors are configured in a Dohertyconfiguration.
 15. The device according to claim 10 wherein the surfacemount device carrier comprises a plurality of surface mount devicesmounted to the top surface of said surface mount device carrier.
 16. Thedevice according to claim 10 wherein the insulating substrate comprisesat least one of the following: a via configured to make an electricalconnection between the surface mount device and the metal submount oredge plating configured to make an electrical connection between thesurface mount device and the metal submount.
 17. The device according toclaim 10 wherein at least one wire bond is configured to electricallycouple the surface mount device to a die implemented in an RF transistorpackage.
 18. The device according to claim 10 wherein at least one wirebond is configured to electrically couple the surface mount device to anintegrated passive device.
 19. A process for implementing an RFtransistor package, comprising, providing a metal submount; mounting atransistor die to said metal submount; mounting a surface mount devicecarrier to said metal submount, said surface mount device carriercomprising an insulating substrate comprising a top surface and a bottomsurface and a first pad and a second pad arranged on a top surface ofsaid surface mount device carrier; providing a first terminal and asecond terminal on a surface mount device; mounting said first terminalof said surface mount device to said first pad and said second terminalof said surface mount device to said second pad; configuring at leastone of the first terminal and the second terminal to be isolated fromthe metal submount by said insulating substrate; and bonding at leastone wire bond to the at least one of the first pad and the second pad.20. The process for implementing an RF transistor package according toclaim 19 wherein the surface mount device comprises a ceramic capacitor.21. The process for implementing an RF transistor package according toclaim 19 further comprising configuring the insulating substrate as oneof the following: a printed circuit board (PCB) component, a ceramiccomponent, a glass component, a low temperature co-fired ceramic (LTCC)component, a high temperature co-fired ceramic (HTCC) component, and athick film substrate component, wherein the transistor die comprises oneof the following: an LDMOS transistor die and a GaN based HEMT.
 22. Theprocess for implementing an RF transistor package according to claim 19further comprising implementing a plurality of transistors.
 23. Theprocess for implementing an RF transistor package according to claim 22further comprising implementing the plurality of transistors in aDoherty configuration.
 24. The process for implementing an RF transistorpackage according to claim 19 further comprising: implementing thesurface mount device carrier with a plurality of surface mount devices;and mounting the plurality of surface mount devices to the top surfaceof said surface mount device carrier.
 25. The process for implementingan RF transistor package according to claim 19 further comprisingconfiguring the insulating substrate to include at least one of thefollowing: a via to make an electrical connection between the surfacemount device and the metal submount or edge plating configured to makean electrical connection between the surface mount device and the metalsubmount.
 26. The process for implementing an RF transistor packageaccording to claim 19 further comprising configuring the at least onewire bond to electrically couple the surface mount device to thetransistor die.
 27. The process for implementing an RF transistorpackage according to claim 19 further comprising configuring the atleast one wire bond to electrically couple the surface mount device toan integrated passive device.